


v R24.2.2



13 May 2024

Post-Quantum Hardware Accelerator (PQP-HW-HBS)

PQPlatform-Hash (PQP-HW-HBS) is a power side-channel-secure Keccak hardware accelerator for the SHA-3 and SHAKE algorithms. It includes the PQShield-supplied firmware required to run the accelerator from a host CPU.



Key Features: PQPlatform-Hash

- Power side-channel secure (SCA) Keccak engine
- AXI4-Lite (64-bit 1x subordinate)
- Algorithms:
 - Keccak
 - Hardware support for SHA-3/SHAKE 128/256
- NIST FIPS 140-3 level 4 ready
- NIST FIPS 202 compliant

Page 1 of 3 R24.4.2



R24.4.2

Size and Performance

Config Information	IP Area	IP Performance
Base Config (standard implementation)	38KGte	24 cycle Keccak permutation computation
Hardware SCA Protected	145KGte	24 cycle Keccak permutation computation

Keccak accelerator

The central Keccak accelerator implements the Keccak permutation in hardware. In addition, the SHA-3 and SHAKE algorithms are implemented using PQShield-supplied firmware.

Bus Interface

PQPlatform-Hash uses an AXI4-Lite bus, enabling simultaneous read and write access to the state.

SCA hardware countermeasures

SCA countermeasures are defences that prevent non-invasive detection of cryptographic secrets by either timing or power side channels (side-channel attack).

Page 2 of 3



PQShield Hardware IP

The following table shows how PQPlatform-Hash compares to PQShield's security suite.

Hardware IP		Description
PQP-HW-HBS	PQPlatform-Hash	Keccak hardware accelerator.
PQP-HW-LAT	PQPlatform-Lattice	Lattice-based mathematical hardware accelerator.
PQP-HW-COP	PQPlatform-CoPro	Adds PQC to your subsystem. Requires integration with host CPU running PQShield firmware.
PQP-HW-SUB	PQPlatform-SubSys	Self-contained cryptographic subsystem performing PQC and classical cryptography.
PQF-HW-LAT	PQPerform-Lattice	High-speed, high-throughput, lattice PQC cryptographic subsystem.

Page 3 of 3

